We report on a quantum dot device design that combines the low disorder properties of undoped SiGe heterostructure materials with an overlapping gate stack in which each electrostatic gate has a dominant and unique function -control of individual quantum dot occupancies and of lateral tunneling into and between dots. Control of the tunneling rate between a dot and an electron bath is demonstrated over more than nine orders of magnitude and independently confirmed by direct measurement within the bandwidth of our amplifiers. The inter-dot tunnel coupling at the (0, 2) ↔ (1, 1) charge configuration anti-crossing is directly measured to quantify the control of a single inter-dot tunnel barrier gate. A simple exponential dependence is sufficient to describe each of these tunneling processes as a function of the controlling gate voltage.
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Silicon-based quantum devices hold great promise for realizing spin qubits. 1 The ability to isotopically purify silicon has resulted in the demonstration of extremely long spin-coherence times in donor-based silicon devices 1, 2 and in recent years a series of results have demonstrated many fundamental properties of electrostatically-defined silicon-based quantum devices. Measurements of T 1 , 3 valley splitting, 4, 5 and Pauli blockade 5, 6 were made using doped depletion-mode SiGe devices. Improved device performance was achieved by eliminating the intentional dopants in the SiGe heterostructure, a major source of noise and instability, making necessary the use of a global field gate to accumulate electrons. This allowed for demonstrations of high mobility two-dimensional electron gases (2DEGs), 7 Coulomb blockade, 8 valley splitting, 9 Pauli blockade, 10 and T 2 and Rabi measurements.
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The ideal realization of electrostatically-defined quantum dot devices would have independent control of the charge occupancy of each dot and its associated exchange couplings. A promising approach is to utilize an accumulation-based design in which independent localized gates are used to create electron baths, create and control quantum dot occupancy, and modulate tunnel barriers between them. A Si metal-oxide-semiconductor based design has shown great promise along these lines, demonstrating in quick succession charge sensing, 12, 13 valley splitting, 14 and well-controlled double-dot behavior including spin blockade. 15 However better isolation from residual disorder due to gate oxide charges can potentially be achieved using a SiGe heterostructure.
In this Letter we report on a double quantum dot device with an integrated dot charge sensor based on a synthesis of the improved gated control of the accumulationmode designs 15 with the lower disorder of field-gated SiGe heterostructure designs. 10 This approach builds on our previous experience with quantum devices made using single gates in accumulation mode 16, 17 and achieves the goal of complete gated control over a set of quantum dots and inter-dot couplings, dominating over the effects of disorder. A nominally undoped epitaxial heterostructure similar to that previously reported by our group 10 produces a tensily-strained Si quantum well on a strain-relaxed Si 0.7 Ge 0.3 buffer. Alternating depositions of dielectric and metal are patterned via electron-beam lithography to create an overlapping set of highly localized gates along the edge of, and adjacent to, a low-k dielectric spin-on glass (SOG). 18 Shown schematically in Fig. 1 , these gates can be operated in forward bias to locally control the creation of 2DEG baths (B1 and B2) and quantum dots (P1, P2, and M), and the intervening tunnel barriers (T1, X, T2, Z1, and Z2). Each of the non-bath gates have leads that enter the central device area on top of the SOG. The lower capacitance of these leads results in a higher threshold voltage, preventing charge accumulation in the quantum well except under the tips of the gates that touch down closer to the epitaxial layers. An integrated quantum dot charge sensor is formed by biasing the lower set of gates (B1, Z1, M, Z2, B2) such that a few-electron dot is created under gate M that is strongly tunnel coupled to 2DEGs formed under bath gates B1 and B2, with nominal electron densities n 2DEG ≈ 5 × 10 11 cm −2 . The voltage on M is first set to the few-electron regime (based on the threshold voltage of a large-area Hall bar) and the tunnel barrier gates, Z1 and Z2, are adjusted to create symmetric tunneling rates between the sensing dot (M-dot) and the 2DEGs. The voltage on M is then set to the edge of a Coulomb blockade peak where dI/dV M is at a maximum. 19, 20 The charge sensitivity is determined by the ratio of the P-to M-dot mutual capacitance, C PM , to the product of their total capacitances as ∆I/I ∝ C PM /(C tot P C tot M ). 20 These devices have a typical maximum sensitivity ∆I/I of 20%.
In order to probe the device electrostatics over a large range of bias space with constant sensitivity, the chemical potential of the M-dot is held approximately fixed. For small changes in the voltage on M, the gain is constant allowing measurement of the capacitive ratios of the P, T, and X gates to the chemical potential of the Mdot. These provide linear voltage corrections to V M which are used in a software-controlled open-loop feedback to straightforwardly hold fixed the chemical potential of the sensing dot as the other gate voltages are varied.
Charge stability diagrams of quantum dots formed under the plunger gates, P1(2), are generated by sweeping the DC biases, V P1(2) , versus a respective neighboring tunnel barrier gate voltage, V T1 (2) . Figure 2 shows an example (from a device loaded in a 3 He -4 He dilution refrigerator with a base temperature of 20 mK) generated by applying a small-amplitude, δ = ±0.5 mV, square wave at f pulse = 388 Hz to the P1 gate and recording the differential transconductance with standard lock-in techniques. In the region between the red and yellow lines, the tunneling rate into the dot is slower than the gate pulse twiddle frequency, 21 Γ < Γ twid = 2πf pulse = 2.4×10 3 s −1 , but faster than the sweep rate of ∼ 72 s per column of data. Between the yellow and green lines, the tunneling rate into the P1-dot becomes faster than the gate pulse twiddle frequency, Γ > Γ twid , resulting in stable charge transition boundaries. For values of V T1 to the right of the green line, the tunneling rate into the dot exceeds that associated with the peak-to-peak amplitude of the square pulse applied to P1, Γ > Γ fast 2δ/ ∼ 10 12 s −1 , resulting in lifetime broadening of the transition lines. The ratio of the rates is Γ fast /Γ twid 4 × 10 8 , and furthermore, the observation of single shot events down to the scan rate, 1Hz, means that the T1 gate is controlling the dot-to-bath tunnel rate by well over nine orders of magnitude.
The relative capacitances of the P1 and T1 gates to the quantum dot are not changing, i.e., the iso-occupancy lines are straight, indicating that the position of the centroid of the dot wavefunction in the 2DEG remains approximately fixed. The absence of other transitions or inflections indicates a system with low disorder, and this stability allows the simple open-loop feedback control to maintain constant sensitivity for hours. An advantage of this accumulation-mode design over previous work 10 is the marked decrease in cross-capacitance between adjacent gates. In depletion-mode designs it is not uncommon for several gates to have comparable capacitances to the dot chemical potential of interest. 22 By accumulating charge under a single gate, as is done here, the capacitive ratios of the adjacent gates are significantly reduced. The largest cross-capacitance term for any quantum dot in this device is from its adjacent tunnel barrier gate and is of order twenty percent (slope of charge transition boundaries V P1 /V T1 in Fig. 2) .
A quantitative analysis of the dot-to-bath tunneling rates was obtained from a second similar device loaded in a 3 He refrigerator with a base temperature of 270 mK and tuned to a comparable configuration. The loading and unloading rates of the first electron as a function of the tunnel barrier gate bias, V T , were measured by applying a fixed ±2 mV amplitude square pulse to the plunger gate. 23 The pulse durations were varied to be approxi- mately one order of magnitude longer than the measured rates. For each value of V T , both V P and V M were linearly compensated to hold the chemical potentials of the P-and M-dots approximately fixed with respect to the 2DEG. The charge sensor currents were recorded (averaged over 7,800 time traces in Fig. 3(a) ) and fit to exponential time decays to extract the average loading and unloading rates. The resulting tunneling rates, plotted in Fig. 3(b) as a function of T gate voltage, have a simple exponential dependence over nearly five orders of magnitude. Simulations of these device designs confirm that, under the conditions of these experiments, the dominant influence of the T gate is to modulate the strength of the potential barrier between the dot and 2DEG, resulting in the observed exponential dependence on gate voltage. The unloading rate is always faster than the loading rate over the entire range, as is expected due to the smaller tunnel barrier in the unloading configuration. right of the figure is due to the small cross-capacitance of the P1(2) gates to the inter-dot potential barrier; therefore increasing positive bias on the P gates lowers the tunnel barrier with respect to the Fermi level. We are confident in the attributed charge configurations as no evidence of further transitions is seen along the respective first electron loading lines while maintaining barrier transparency.
Finally we demonstrate control of the inter-dot tunnel coupling at the (0, 2) ↔ (1, 1) charge transition. Larger values of tunnel coupling can be measured directly from the curvature of charge state boundaries at the triple points of a charge stability diagram. 22 In Fig. 5 we plot the tunnel coupling extracted from V P1 versus V P2 charge stability diagrams like that shown in the inset. For each fixed X-gate voltage we map the charge sensor current while sweeping the P1 and P2 gates. The charge sensor voltage, V M , is compensated to maximize sensitivity to changes in total charge resulting in no observable differential charge sensitivity between the (0, 2) and (1, 1) charge configurations. This technique maximizes the contrast of the net-charge boundaries allowing measurement of t c down to ∼ 50 µeV. The tunnel coupling is highly controllable and follows a similar simple exponential dependence on the controlling gate voltage as was found for the dot-to-bath tunnel coupling. A similar exponential dependence of the inter-dot tunnel coupling on a controlling gate voltage has been reported previously in a SiGe depletion-mode double quantum dot. 25 We have demonstrated the basic operation of SiGe quantum dot devices that use overlapping gates to individually control electron occupancy and lateral tunneling. The electron tunneling rates between quantum dots and adjacent electron baths, and between pairs of quantum dots exhibit a simple exponential dependence on a single controlling gate voltage. The variation of the dot-to-bath tunneling rate has been shown to be controllable over at least nine orders of magnitude. This device design, utilizing an undoped SiGe heterostructure and operated in an all-accumulation-mode, achieves robust gated electrostatic control of few-electron systems in an inherently low-disorder environment.
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